

Floppy Disk Controller (FDC)

SY6591/SY6591A MICROPROCESSOR PRODUCTS


PRELIMINARY

- Functionally compatible with SY1791-02/SY1793-02
- MPU bus interface directly compatible with SY6500 and MC6800 microprocessors.
- Single 5 volt power supply

- Accommodates both single-density (FM) and double-density (MFM) formats
- IBM format compatibility:
 - IBM 3740 Single-Density
 - IBM System-34 Double-Density

The SY6591 Floppy Disk Controller is a fully programmable device intended for SY6500 or MC6800 microprocessor-based systems. Floppy disk control functions are fully autonomous and are thoroughly described in the SY1791-02/SY1793-02 data sheet. The SY6591 version is different only in the MPU bus interface characteristics.

BLOCK DIAGRAM



ORDERING INFORMATION

Part Number	Package	MPU Clock Rate
SYC6591	Ceramic	1MHz
SYD6591	Cerdip	1MHz
SYP6591	Plastic	1MHz
SYC6591A	Ceramic	2MHz
SYD6591A	Cerdip	2MHz
SYP6591A	Plastic	2MHz

PIN ASSIGNMENTS

NC				
CS	NC 🗆	, 0	40	□ NC
φ2 □ 4 37 □ DDEN A0 □ 5 36 □ WPRT A1 □ 6 35 □ IP DB0 □ 7 34 □ TR00 DB1 □ 8 33 □ WF√VFOE DB2 □ 9 32 □ READY DB3 □ 10 31 □ WD DB4 □ 11 30 □ WG DB5 □ 12 29 □ TG43 DB6 □ 13 28 □ HLD DB7 □ 14 27 □ RAW READ STEP □ 15 26 □ RCLK DIRC □ 16 25 □ RG EARLY □ 17 24 □ CLK LATE □ 18 23 □ HLT RES □ 19 22 □ TEST	R/₩ 🗆	2	39	□ īRQ
A0 5	टेड 🗆	3	38	DRQ
A1	φ2 🗖	4	37	DDEN
DB0	A0 🗆	5	36	WPRT
DB1 8	A1 🗆	6	35	D iP
DB2	DB0 🗆	7	34	☐ ŤR00
DB3	DB1 🗀	8	33	WF/VFOE
DB4 11 30 WG DB5 12 29 TG43 DB6 13 28 HLD DB7 14 27 RAW READ STEP 15 26 RCLK DIRC 16 25 RG EARLY 17 24 CLK LATE 18 23 HLT RES 19 22 TEST	DB2	9	32	READY
DB5 12	рвз 🗀	10	31	□ WD
DB6 13	D B 4 □	11	30	□ wG
DB7 14	DB5	12 .	29	☐ TG43
STEP 15 26 RCLK DIRC 16 25 RG EARLY 17 24 CLK LATE 18 23 HLT RES 19 22 TEST	DB6	13	28	□ нго
DIRC 16 25 RG EARLY 17 24 CLK LATE 18 23 HLT RES 19 22 TEST	DB7 🗆	14	27	RAW READ
EARLY 17 24 CLK LATE 18 23 HLT RES 19 22 TEST	STEP [15	26	RCLK
LATE 18 23 HLT RES 19 22 TEST	DIRC [16	25	RG
RES 19 22 TEST	EARLY 🗆	17	24	□ CLK
	LATE	18	23] нст
GND 20 21 VCC (+5V)	RES	19	22	TEST
	GND [20	21	VCC (+5V)
				1



DETAILED LIST OF FEATURES

- Single 5 volt (±5%) power supply
- 40-pin package
- Automatic track seek with verification
- Accommodates single-density (FM) and doubledensity (MFM) formats
- Soft-sector format compatibility
- IBM 3740 (single-density) and System-34 (double-density) compatible
- Single or multiple record read with automatic sector search or entire track read
- Selectable record length (128, 256, 512 or 1024 bytes)

- Single or multiple record write with automatic sector search
- Entire track write for initialization
- Programmable controls:
 - Selectable track-to-track stepping time
 - Selectable head settling and engage times
 - Head position verification
 - Side verification
- Double-buffered read and write data flow
- DMA or programmed data transfers
- TTL-compatible inputs and outputs
- Write precompensation (FM and MFM)
- Comprehensive status register

PROCESSOR INTERFACE SIGNALS

- φ2 (φ2) The φ2 signal is combined with CS to gate the processor interface signals AO, A1 and R/W into the floppy disk controller (FDC).
- DATA BUS (DB0-DB7) This 8-bit non-inverting bidirectional data bus is used for transferring data, control, and status words. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.
- READ/WRITE (R/W) This input signal is used to control the direction of data transfers. A high on the R/W pin allows the processor to read data supplied by the FDC. A low on the R/W pin allows data to be written to the FDC.
- INTERRUPT REQUEST (IRQ) The IRQ is an open drain output. This signal goes low at the completion or termination of any operation and is reset when a new command is loaded into the command register or when the status register is read. An external pull-up resistor to V_{CC} is required when using the SY6591 with a SY6500 or a MC6800 MPU.
- RESET (RES) This signal is identical to MR on the SY1791-02/SY1793-02. A low on this input resets the device and loads hex 03 into the command register. The Not Ready status bit (status bit 7) is reset during RES low. When RES is driven high, a Restore command is executed regardless of the state of the Ready signal, and hex 01 is loaded into the Sector Register.
- REGISTER ADDRESS LINES (A0-A1) These inputs address the internal registers for access by the Data Bus lines under R/W and φ2 control.

- READ/WRITE (R/ \overline{W}) If \overline{CS} is low, a high on this input enables the addressed internal register to output data onto the data bus when $\phi 2$ is high. If \overline{CS} is low, then a low on this input gates data from the data bus into the addressed register when $\phi 2$ is high.
- CHIP SELECT (CS) A low level on this input selects the FDC and enables processor communications with the FDC.
- DATA REQUEST (DRQ) DRQ is an open drain output. DRQ high during read operations indicates that the Data Register (DR) contains data. When high during write operations, DRQ indicates that the DR is empty and ready to be loaded. DRQ is reset by reading or loading the DR during read or write operations, respectively. Use 10K pull-up resistor to V_{CC}.
- CLOCK(CLK) This input requires a square wave clock for internal timing reference (2 MHz for 8-inch drives, 1 MHz for 5-inch drives).

FLOPPY DISK CONTROL FUNCTIONS

These functions are identical to those of the SY1791-02/SY1793-02, and are fully described in the corresponding data sheet.

REGISTER ADDRESS CODES

A1	A0	READ WRITE				
0	0	STATUS	COMMAND			
0	1	TRACK				
1	0	SECTOR				
1	1	DATA				



D.C. CHARACTERISTICS $(V_{CC} = 5V \pm 5\%, T_A = 0-70^{\circ}C)$ PRELIMINARY


CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT
Input High Voltage	V _{IH}	2.0	_	V
Input Low Voltage	VIL	_	0.8	V
Input Leakage Current, $V_{IN} = 0V$ to V_{CC}	l _{IL}	_	± 10	μА
Output High Voltage, $I_{LOAD} = -100 \mu A$	V _{OH}	2.4		V
Output Low Voltage, I _{LOAD} = 1.6 mA	V _{OL}	_	0.4	V
Output Leakage Current, V _{OUT} = V _{CC}	loL	_	10	μΑ
Power Dissipation (V _{CC} = 5.25 V)	P _D		525	mW
Input Capacitance	C _{IN}	_	15	pF

READ CYCLE ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$, unless otherwise noted)

Characteristic		6591		6591A		
	Symbol	Mın.	Max.	Min.	Max.	Units
ϕ 2 Pulse Width	t _C	470	_	235	_	'ns
DRQ Reset From ϕ 2	t _{DRR}	_	500	_	500	ns
IRQ Reset From φ2	t _{iRR}	_	3		3	μς
Address Setup Time	^t ACR	180	-	90	_	ns
Address Hold Time	^t CAR	0	_	0	_	ns
R/W Setup Time	^t wcr	180	_	90		ns
R/W Hold Time	^t cw H	0	_	0	_	ns
Data Bus Access Time	t _{CDR}		395	_	200	ns
Data Bus Hold Time	t _{HR}	10	_	10		ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$

READ TIMING





WRITE CYCLE (V_{CC} = 5.0V \pm 5%, T_A = 0 to 70°C, unless otherwise noted)

Characteristic		6591		6591A		
	Symbol	Min.	Max.	Min.	Max.	Units
φ2 Pulse Width	t _C	470	-	235	_	ns
DRQ Reset From ϕ 2	t _{DRR}	_	500		500	ns
IRQ Reset From Φ2	t _{IRR}	_	3	_	3	μs
Address Setup Time	t _{ACW}	180	_	90	_	ns
Address Hold Time	t _{CAH}	0	_	0	_	ns
R/W Setup Time	twcw	180		90		ns
R/W Hold Time	tcwH	0	_	0	_	ns
Data Bus Setup Time	t _{DCW}	300	_	150	_	ns
Data Bus Hold Time	t _{HW}	10	_	10	_	ns

 $(t_f \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$

WRITE TIMING

